BairesDev is seeking an RTL Design Engineer to design register-transfer-level logic for ASIC chips. In this remote position, you will develop complex RTL modules using Verilog and SystemVerilog, translating architectural requirements into robust designs. Candidates should have over 4 years of experience in RTL, digital, or ASIC design, with proficiency in hardware description languages. Benefits include flexible hours, excellent compensation in USD or local currency, and a supportive environment for skill development.
#J-18808-Ljbffr