🎓 JobsStudent.com

Your Gateway to Student Success

← Back to Student Jobs

Senior Verification Engineer - SystemVerilog/UVM, SerDes

Student-Friendly Entry-Level
Company

Confidential

Location

toronto, Canada

Posted

May 22, 2026

🎓 Ready to Start?

Join thousands of students launching their careers

Apply Now

About This Opportunity

A leading company in digital technology is seeking a Senior Design Verification Engineer to enhance high-performance data communication systems. The role involves reviewing design specifications, leading verification tasks, and collaborating with cross-functional teams. Candidates should have strong skills in SystemVerilog and UVM, with a focus on advanced semiconductor projects in a supportive work culture.
#J-18808-Ljbffr